

Signetics 2650 Microprocessor application memos currently available:

AS50	Serial Input/Output
AS51	Bit and Byte Testing Procedures
AS52	General Delay Routines
AS53	Binary Arithmetic Routines
AS54	Conversion Routines
SP50	2650 Evaluation Printed Circuit Board Level System (PC1001)
SP51	2650 Demo Systems
SP52	Support Software for use with NCSB Timesharing System
SP53	Simulator, Version 1.2
SP54	Support Software for use with the General Electric Mark III Timesharing System
SS50	PIPBUG
SS51	Absolute Object Format (Revision 1)
MP51	2650 Initialization
MP52	Low Cost Clock Generator Circuits
MP53	Address and Data Bus Interfacing Techniques

Signetics

INTRODUCTION

Interfacing a microprocessor to peripheral devices is an important part of a total microcomputer system design. The characteristics of the interface depend to a large extent on total system requirements and other factors such as CPU loading and data speed. The use of interrupts and/or DMA structures also have an impact on the system input/output structure. The design of an I/O interface is not limited to hardware, and hardware/software trade-offs must be considered.

This applications memo examines the use of the 2650's versatile set of I/O instructions and the interface between the 2650 and I/O ports. Interrupt and DMA-controlled I/O are not discussed. A number of application examples for both serial and parallel I/O are given. Several types of input, output, and bidirectional interface devices are also examined.

Basic I/O Structure of the 2650

The 2650 is equipped with extensive and versatile input and output facilities. It can perform both single bit input/output and 8-bit parallel input/output.

The single bit input and output, called Sense (pin 1) and Flag (pin 40), are associated with the Program Status Word Upper (PSWU). The Flag output always reflects the value of bit 6 of the PSWU, while bit 7 of the PSWU always reflects the value of the Sense input signal. The Sense and Flag signals can be monitored and controlled with the PSW instructions.

Parallel I/O can be accomplished using the extended or non-extended read and write instructions. The extended and non-extended types are distinguished by the state of the E/NE output of the 2650.

The non-extended I/O instructions are single-byte instructions which accomplish a 1-byte data transfer into or out of the 2650. They also control the state of the D/C output, which can be used as a 1-bit device address in small systems.

The extended I/O instructions are 2-byte instructions. When executing extended I/O instructions, the second byte of the instruction is output on the lower 8 bits of the address bus (ADR0-ADR7). This information is normally used as an I/O device address to select 1 of up to 256 input or output devices, but may also be used to output control or status signals




Figure 1

Parallel I/O operations may use any CPU register as the data source or destination. This offers significant flexibility in writing I/O software, because there is not a single accumulator register to create a "bottle-neck" in the data flow. The functional block diagram in Figure 1 illustrates the various I/O facilities.

I/O As Part of the Memory Address Space

The 2650 user may choose to transfer data into or out of the processor using the memory control signals. The advantage of this technique is that the data can be read or written by the program with memory load and store instructions, and data may be directly operated upon with logical and

arithmetic instructions. The memory referencing instructions can take advantage of the flexible addressing modes provided by the 2650, such as indexing and indirect addressing. A possible disadvantage of this method is that it may be necessary to decode more address lines to determine the device address than with the other I/O facilities.

To make use of this technique, the designer must assign memory addresses to I/O devices and design the device interfaces to respond to the same signals as memory.

I/O Interface Signals

Table I summarizes the state of the 2650 I/O interface signals for the various methods of I/O which are available.

SERIAL I/O USING THE SENSE INPUT AND FLAG OUTPUT

One of the I/O capabilities of the 2650 is provided by the sense input and flag output. The sense and flag pins may be used for single-bit input or output of status or control information. They can also be used to implement a serial data communications channel. Two examples of this application are given below.

Asynchronous Serial Communications Port

In applications where a serial type of terminal (like a teletypewriter) must be connected to the microcomputer system, the sense pin and flag pin can be used to interface with the terminal. The basic character format for asynchronous serial I/O is shown in Figure 2.

A number of parameters of this character format and the transmission speed, are different for various types of terminals. The variable parameters are:

Baud rates (bits per second): 110, 150, 300, 600, 1200, 2400, 4800, and 9600 baud.

Number of bits per character: 5, 6, 7, or 8 bits.

Parity mode: even, odd, and no parity.

Number of stop bits: 1 or 2.

The control of the sense and flag pins for asynchronous serial I/O, with the appropriate parameters and baud rate, can be done completely with software. The hardware involved is limited to a simple line driver and receiver circuit which may be either an RS-232 interface or a 20mA current loop interface. The interface hardware is shown in Figure 3.

The software necessary to accomplish the serial I/O for a full-duplex line can be divided into 3 parts:

- The start bit detection and verification. After each start bit detection the start-bit level is verified for a low level at time intervals of 1/8 of 1 bit time. This prevents false start-bit recognition caused by line noise.
- The sampling of the data bits at the mid-bit time, echoing the data bit to the flag output, and loading the data bit into a CPU register.
- The input echo and check of parity bit and stop bits.

A timing diagram showing the start bit sampling and the bit echo appears in Figure 4.

TYPE OF I/O OPERATION	OPREQ	M/I \bar{O}	\bar{R}/W	ADRO-ADR7	ADR13 (E/NE)	ADR14 (D/C)
Sense (Input)	X	X	X	X	X	X
Flag (Output)	X	X	X	X	X	X
Extended Read	H	L	L	Second Byte of Instruction	H	X
Extended Write	H	L	H		H	X
Non-Extended Read C	H	L	L	X	L	L
Non-Extended Read D	H	L	L	X	L	H
Non-Extended Write C	H	L	H	X	L	L
Non-Extended Write D	H	L	H	X	L	H
Memory I/O Read	H	H	L	ADRO-ADR7	ADR13	ADR14
Memory I/O Write	H	H	H	ADRO-ADR7	ADR13	ADR14

X = Don't Care

Table 1 I/O INTERFACE SIGNAL STATE




Figure 2




Figure 3




Figure 4

Three examples of the serial I/O routine with different speeds and parameters are presented in Figures 5 through 9. The bit and sample delay numbers (hexadecimal) in the definition listing (Figure 6) are for a CPU clock frequency of 1MHz. The hexadecimal delay numbers for a frequency of 1.25MHz are given in Table II. This table also lists the number of BDRR,R0 instructions that are necessary in the "bit delay and echo subroutine" to count cycles for the appropriate baud rate.

The examples of figures 7, 8, and 9 have the following parameters:

Figure 7: 110 baud, 7 data bits, even parity and 1 stop bit.

Figure 8: 600 baud, 7 data bits, odd parity and 2 stop bits.

Figure 9: 2400 baud, 8 data bits, no parity and 1 stop bit.

The serial I/O routine uses 4 CPU registers (1 bank and R0) and affects 7 of the Program Status Word bits; namely, Sense, Flag, Overflow, Carry, Interdigit Carry, and the 2 Condition Code bits. The program also uses 1 level of the return address stack.

A parity error will set the Overflow bit, and a framing error (wrong stop bit level) will set the Interdigit Carry bit. At the end of the routine, the input character is stored in register R2.

FLOWCHART OF THE SERIAL I/O ROUTINE




Figure 5

SERIAL I/O PARAMETER DEFINITIONS

SERIAL I/O ASSEMBLY LISTING—EXAMPLE 1

```

TWIN ASSEMBLER VER 1.0                PAGE 0001
LINE ADDR  OBJECT  E SOURCE
0001          * PVT00001
0002          * =====
0003          *      PROGRAMMABLE SERIAL I/O ROUTINE *****
0004          *
0005          * WITH THIS PROGRAM THE SENSE AND FLAG INPUT/OUTPUT OF
0006          * THE 2650 ARE USED TO INTERFERE WITH TERMINALS.
0007          * SUCH AS PTV, CRT TERMINALS, ETC. VIA THE BIT SERIAL.
0008          * ASYNCHRONOUS LINE DESCRIPTION.
0009          *
0010          * ALL CHARACTER AND LINE PARAMETERS CAN BE MODIFIED
0011          * SIMPLY IN THE SOFTWARE. THESE PARAMETERS ARE:
0012          * 1. RATE, NUMBER OF DATA BITS, PARITY MODE AND STOP BITS
0013          *
0014          * 2. THE PROGRAM HAS BEEN SET UP FOR A FULL DUPLEX LINE
0015          * BUT CAN EASILY BE MODIFIED TO HALF DUPLEX MODE.
0016          *
0017          * =====
0018          * DEFINITIONS OF SYMBOLS
0019          *
0020          *
0021          *
0022          *
0023          *
0024          *
0025          *
0026          *
0027          *
0028          *
0029          *
0030          *
0031          *
0032          *
0033          *
0034          *
0035          *
0036          *
0037          *
0038          *
0039          *
0040          *
0041          *
0042          *
0043          *
0044          *
0045          *
0046          *
0047          *
0048          *
0049          *
0050          *
0051          *
0052          *
0053          *
0054          *
0055          *
0056          *
0057          *
0058          *
0059          *
0060          *
0061          *
0062          *
0063          *
0064          *
0065          *
0066          *
0067          *
0068          *
0069          *
0070          *
0071          *
0072          *
0073          *
0074          *
0075          *
0076          *
0077          *
0078          *
0079          *
0080          *
0081          *
0082          *
0083          *
0084          *
0085          *
0086          *
0087          *
0088          *
0089          *
0090          *
0091          *
0092          *
0093          *
0094          *
0095          *
0096          *
0097          *
0098          *
0099          *
0100          *
    
```

Figure 6

```

TWIN ASSEMBLER VER 1.0                PAGE 0002
LINE ADDR  OBJECT  E SOURCE
0071          *
0072          *
0073          *
0074          *
0075          *
0076          *
0077          *
0078          *
0079          *
0080          *
0081          *
0082          *
0083          *
0084          *
0085          *
0086          *
0087          *
0088          *
0089          *
0090          *
0091          *
0092          *
0093          *
0094          *
0095          *
0096          *
0097          *
0098          *
0099          *
0100          *
0101          *
0102          *
0103          *
0104          *
0105          *
0106          *
0107          *
0108          *
0109          *
0110          *
0111          *
0112          *
0113          *
0114          *
0115          *
0116          *
0117          *
0118          *
0119          *
0120          *
0121          *
0122          *
0123          *
0124          *
0125          *
0126          *
0127          *
0128          *
0129          *
0130          *
0131          *
0132          *
0133          *
0134          *
0135          *
0136          *
0137          *
0138          *
0139          *
0140          *
0141          *
0142          *
0143          *
0144          *
0145          *
0146          *
0147          *
0148          *
0149          *
0150          *
0151          *
0152          *
0153          *
0154          *
0155          *
0156          *
0157          *
0158          *
0159          *
0160          *
0161          *
0162          *
0163          *
0164          *
0165          *
0166          *
0167          *
0168          *
0169          *
0170          *
0171          *
0172          *
0173          *
0174          *
0175          *
0176          *
0177          *
0178          *
0179          *
0180          *
0181          *
0182          *
0183          *
0184          *
0185          *
0186          *
0187          *
0188          *
0189          *
0190          *
0191          *
0192          *
0193          *
0194          *
0195          *
0196          *
0197          *
0198          *
0199          *
0200          *
    
```

Figure 7



SERIAL I/O ASSEMBLY LISTING

EXAMPLE 2

EXAMPLE 3

```

TWIN ASSEMBLER VER 1.8                               PAGE 0001
LINE ADDR OBJECT E SOURCE
0073 *****
0074 * EXAMPLE 2: FULL DUPLEX I/O BY BIT EDGE, 400 Baud
0075 * 7 DATA BITS, 100 PARITY AND 2 STOP BITS
0076 *
0077 0000      ORG      H'0000
0078 0001 7040      START PPSW  F      SET FLAG TO SWITCH OFF THE LINE
0079 0002 7020      CPSW  ON-H-HOLD
0080 0004 12        TEST  CPSW          WAIT FOR START BIT
0081 0005 1070      BCTR.N  TEST
0082 0007 0080      LODI.R2 H'03      SET R2 TO NUMBER OF SAMPLES
0083 0009 0080      SWP  LODI.R1 0080      SET R1 TO SAMPLE DELAY
0084 000B 0080      SWAP.R1 1
0085 000D 12       SPSW
0086 000E 1070      BCTR.N  TEST      TEST FOR START BIT VALIDITY
0087 0010 0080      BCTR.N 2 SWP      IF NOT VALID, GO BACK TO TEST
0088 0012 0700      LWDI.R2 0F      SET R2 TO ODD PARITY FLAG
0089 0014 0080      LODI.R2 007F      SET R2 TO NUMBER OF DATA BITS
0090 0016 7440      CPSW  F      GENERATE START BIT
0091 0018 51       BTRN 0000      GO TO DELAY AND READY ROUTINE
0092 0019 3010      BCTR.N 0010      TEST FOR NUMBER OF DATA BITS
0093 001B 0010      LDBT  R1
0094 001D 01       STBC  R1      LOAD R1 WITH CHARACTER
0095 001F 3014      PPSW  BCTR.N 0014      CLEAR R1
0096 0021 0040      BCTR.N 0014      IF WRONG PARITY, SET OVP
0097 0023 7704      PPSW  00F          CLEAR R1
0098 0025 0700      STOI  LODI.R2 0A      TEST STOP BIT LEVEL
0099 0027 0080      BCTR.N 0002      IF WRONG, SET I/O BIT
0100 0029 7720      PPSW  10C          CLEAR R1
0101 002B 0700      STOI  LODI.R2 0A      TEST STOP BIT 2 LEVEL
0102 002D 3004      BCTR.N 0004      IF WRONG, SET I/O BIT
0103 002F 0010      ENVI  PPSW  10C          CLEAR R1
0104 0031 16       PPSW  10C
0105 0033 7720      ENVI  BCTR.N 0
0106 *****
0107 * BIT DELAY AND READY SUBROUTINE
0108 *
0109 0110      ORG      H'0100
0111 *****
0112 0105 0400      ONLY  LODI.R0 0000      SET R0 TO BIT DELAY NUMBER
0113 0107 0070      BTRN 00 0
0114 0109 12       SPSW          TEST DATA BIT LEVEL
0115 010B 0004      BCTR.N 0004
0116 010D 7440      CPSW  F          IF LOW, EDGE IS ZERO
0117 010F 0004      BCTR.N 0004
0118 0111 7040      ONE  PPSW  F          IF HIGH, EDGE IS ONE
0119 0113 0004      LODI.R1 0F          INSERT DATA BIT INTO R1
0120 0115 12       BTRN 0000      GO TO NEXT CHARACTER
0121 0117 0004      LODI.R1 0F
0122 0119 12       BTRN 0000
0123 *****
0124 0000      END      0
TOTAL ASSEMBLY ERRORS = 0000
    
```

Figure 8

```

TWIN ASSEMBLER VER 1.8                               PAGE 0001
LINE ADDR OBJECT E SOURCE
0125 *****
0126 * EXAMPLE 3: FULL DUPLEX I/O BY BIT EDGE, 400 Baud
0127 * 7 DATA BITS, NO PARITY AND 1 STOP BIT
0128 *
0129 0130      ORG      H'0100
0131 0131 7040      START PPSW  F      SET FLAG TO SWITCH OFF THE LINE
0132 0133 0070      CPSW  ON-H-HOLD
0133 0135 12        TEST  CPSW          WAIT FOR START BIT
0134 0137 1070      BCTR.N  TEST
0135 0139 0080      LODI.R2 H'03      SET R2 TO NUMBER OF SAMPLES
0136 013B 0080      SWP  LODI.R1 0080      SET R1 TO SAMPLE DELAY
0137 013D 0080      SWAP.R1 1
0138 013F 12       SPSW
0139 0141 1070      BCTR.N  TEST      TEST FOR START BIT VALIDITY
0140 0143 0080      BCTR.N 2 SWP      IF NOT VALID, GO BACK TO TEST
0141 0145 0700      LWDI.R2 0F      SET R2 TO NUMBER OF DATA BITS
0142 0147 0080      LODI.R2 007F      SET R2 TO NUMBER OF DATA BITS
0143 0149 7440      CPSW  F      GENERATE START BIT
0144 014B 51       BTRN 0000      GO TO DELAY AND READY ROUTINE
0145 014D 3010      BCTR.N 0010      TEST FOR NUMBER OF DATA BITS
0146 014F 0010      LDBT  R1
0147 0151 01       STBC  R1      LOAD R1 WITH CHARACTER
0148 0153 3014      PPSW  BCTR.N 0014      CLEAR R1
0149 0155 0040      BCTR.N 0014      IF WRONG PARITY, SET OVP
0150 0157 7704      PPSW  00F          CLEAR R1
0151 0159 0700      STOI  LODI.R2 0A      TEST STOP BIT LEVEL
0152 015B 3004      BCTR.N 0004      IF WRONG, SET I/O BIT
0153 015D 0010      ENVI  PPSW  10C          CLEAR R1
0154 015F 16       PPSW  10C
0155 0161 7720      ENVI  BCTR.N 0
0156 *****
0157 * BIT DELAY AND READY SUBROUTINE
0158 *
0159 0160      ORG      H'0100
0160 0161 0400      ONLY  LODI.R0 0000      SET R0 TO BIT DELAY NUMBER
0161 0163 0070      BTRN 00 0
0162 0165 12       SPSW          TEST DATA BIT LEVEL
0163 0167 0004      BCTR.N 0004
0164 0169 7440      CPSW  F          IF LOW, EDGE IS ZERO
0165 016B 0004      BCTR.N 0004
0166 016D 7040      ONE  PPSW  F          IF HIGH, EDGE IS ONE
0167 016F 0004      LODI.R1 0F          INSERT DATA BIT INTO R1
0168 0171 12       BTRN 0000      GO TO NEXT CHARACTER
0169 0173 0004      LODI.R1 0F
0170 0175 12       BTRN 0000
0171 *****
0172 0100      END      0
TOTAL ASSEMBLY ERRORS = 0000
    
```

Figure 9

Data String Output

A typical application for the flag output is a data string output. The advantage of this output method is that it can provide a large number of output bits with little address or control logic decoding. For example, this method can be used to output data for an array of numeric displays, single bit indicators, or column drivers of a parallel numeric printer. An example of the hardware required to implement this type of output channel is given in Figure 10.

Here, the Address 14 output is used as a data strobe signal. However, the data strobe signal could also be built up by decoding more address bits so that the system memory size would not be limited to 16K bytes as in this example.

A listing of the program required is given in Figure 14. The data is assumed to be located in the system's RAM as illustrated in Figure 11.

The least-significant bit of the least-significant byte will be output first. The table length (TLEN) and the number of bits per byte (BPW) can be adapted as necessary by software modifications. The data strobe pulse on output ADR14 is generated by doing the dummy instruction STRA,R0 to address H4000.

BAUD RATE	SAMPLE DELAY NUMBER AT 1.25MHz	BIT DELAY NUMBER AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1MHz
110	D0	E5	5	4
300	4A	C5	2	2
800	24	DE	1	1
1200	11	6A	1	1
2400	07	30	1	1

Table 2 BIT DELAY PROGRAM CONSTANTS AT A CLOCK FREQUENCY OF 1.25MHz (HEXADECIMAL)




Figure 10




Figure 11




Figure 12




Figure 13

ASSEMBLY LISTING OF DATA STRING OUTPUT ROUTINE

```

MKN ASSEMBLY AS 177
PAGE 0001
THE DATA STRING OUTPUT ROUTINE
* THIS PROGRAM TRANSFERS THE CONTENTS OF A MEMORY TABLE IN BIT OR
* BIT SERIAL FORM TO THE FLAG OUTPUT OF THE 2650
* THE TABLE LENGTH AND THE NUMBER OF BITS PER SOFTWARE PROGRAMMER
* A DATA STRING OUTPUT IS GENERATED ON THE ADDRESS 14 OUTPUT
*****
DEFINITIONS OF SYMBOLS
*
ORG 0000H    BR EQU 0
ORG 0001H    R1 EQU 1
ORG 0002H    R2 EQU 2
ORG 0003H    R3 EQU 3
ORG 0004H    S EQU 4
ORG 0005H    F EQU 5
ORG 0006H    ME EQU 6
ORG 0007H    X EQU 7
ORG 0008H    UN EQU 8
ORG 0009H    TLEN EQU 9
ORG 000AH    NPM EQU 10
ORG 000BH    *
ORG 000CH    *
ORG 000DH    *
ORG 000EH    *
ORG 000FH    *
ORG 0010H    *
ORG 0011H    *
ORG 0012H    *
ORG 0013H    *
ORG 0014H    *
ORG 0015H    *
ORG 0016H    *
ORG 0017H    *
ORG 0018H    *
ORG 0019H    *
ORG 001AH    *
ORG 001BH    *
ORG 001CH    *
ORG 001DH    *
ORG 001EH    *
ORG 001FH    *
ORG 0020H    *
ORG 0021H    *
ORG 0022H    *
ORG 0023H    *
ORG 0024H    *
ORG 0025H    *
ORG 0026H    *
ORG 0027H    *
ORG 0028H    *
ORG 0029H    *
ORG 002AH    *
ORG 002BH    *
ORG 002CH    *
ORG 002DH    *
ORG 002EH    *
ORG 002FH    *
ORG 0030H    *
ORG 0031H    *
ORG 0032H    *
ORG 0033H    *
ORG 0034H    *
ORG 0035H    *
ORG 0036H    *
ORG 0037H    *
ORG 0038H    *
ORG 0039H    *
ORG 003AH    *
ORG 003BH    *
ORG 003CH    *
ORG 003DH    *
ORG 003EH    *
ORG 003FH    *
ORG 0040H    *
ORG 0041H    *
ORG 0042H    *
ORG 0043H    *
ORG 0044H    *
ORG 0045H    *
ORG 0046H    *
ORG 0047H    *
ORG 0048H    *
ORG 0049H    *
ORG 004AH    *
ORG 004BH    *
ORG 004CH    *
ORG 004DH    *
ORG 004EH    *
ORG 004FH    *
ORG 0050H    *
ORG 0051H    *
ORG 0052H    *
ORG 0053H    *
ORG 0054H    *
ORG 0055H    *
ORG 0056H    *
ORG 0057H    *
ORG 0058H    *
ORG 0059H    *
ORG 005AH    *
ORG 005BH    *
ORG 005CH    *
ORG 005DH    *
ORG 005EH    *
ORG 005FH    *
ORG 0060H    *
ORG 0061H    *
ORG 0062H    *
ORG 0063H    *
ORG 0064H    *
ORG 0065H    *
ORG 0066H    *
ORG 0067H    *
ORG 0068H    *
ORG 0069H    *
ORG 006AH    *
ORG 006BH    *
ORG 006CH    *
ORG 006DH    *
ORG 006EH    *
ORG 006FH    *
ORG 0070H    *
ORG 0071H    *
ORG 0072H    *
ORG 0073H    *
ORG 0074H    *
ORG 0075H    *
ORG 0076H    *
ORG 0077H    *
ORG 0078H    *
ORG 0079H    *
ORG 007AH    *
ORG 007BH    *
ORG 007CH    *
ORG 007DH    *
ORG 007EH    *
ORG 007FH    *
ORG 0080H    *
ORG 0081H    *
ORG 0082H    *
ORG 0083H    *
ORG 0084H    *
ORG 0085H    *
ORG 0086H    *
ORG 0087H    *
ORG 0088H    *
ORG 0089H    *
ORG 008AH    *
ORG 008BH    *
ORG 008CH    *
ORG 008DH    *
ORG 008EH    *
ORG 008FH    *
ORG 0090H    *
ORG 0091H    *
ORG 0092H    *
ORG 0093H    *
ORG 0094H    *
ORG 0095H    *
ORG 0096H    *
ORG 0097H    *
ORG 0098H    *
ORG 0099H    *
ORG 009AH    *
ORG 009BH    *
ORG 009CH    *
ORG 009DH    *
ORG 009EH    *
ORG 009FH    *
ORG 00A0H    *
ORG 00A1H    *
ORG 00A2H    *
ORG 00A3H    *
ORG 00A4H    *
ORG 00A5H    *
ORG 00A6H    *
ORG 00A7H    *
ORG 00A8H    *
ORG 00A9H    *
ORG 00AAH    *
ORG 00ABH    *
ORG 00ACH    *
ORG 00ADH    *
ORG 00AEH    *
ORG 00AFH    *
ORG 00B0H    *
ORG 00B1H    *
ORG 00B2H    *
ORG 00B3H    *
ORG 00B4H    *
ORG 00B5H    *
ORG 00B6H    *
ORG 00B7H    *
ORG 00B8H    *
ORG 00B9H    *
ORG 00BAH    *
ORG 00BBH    *
ORG 00BCH    *
ORG 00BDH    *
ORG 00BEH    *
ORG 00BFH    *
ORG 00C0H    *
ORG 00C1H    *
ORG 00C2H    *
ORG 00C3H    *
ORG 00C4H    *
ORG 00C5H    *
ORG 00C6H    *
ORG 00C7H    *
ORG 00C8H    *
ORG 00C9H    *
ORG 00CAH    *
ORG 00CBH    *
ORG 00CEH    *
ORG 00CFH    *
ORG 00D0H    *
ORG 00D1H    *
ORG 00D2H    *
ORG 00D3H    *
ORG 00D4H    *
ORG 00D5H    *
ORG 00D6H    *
ORG 00D7H    *
ORG 00D8H    *
ORG 00D9H    *
ORG 00DAH    *
ORG 00DBH    *
ORG 00DEH    *
ORG 00DFH    *
ORG 00E0H    *
ORG 00E1H    *
ORG 00E2H    *
ORG 00E3H    *
ORG 00E4H    *
ORG 00E5H    *
ORG 00E6H    *
ORG 00E7H    *
ORG 00E8H    *
ORG 00E9H    *
ORG 00EAH    *
ORG 00EBH    *
ORG 00ECH    *
ORG 00EDH    *
ORG 00EEH    *
ORG 00EFH    *
ORG 00F0H    *
ORG 00F1H    *
ORG 00F2H    *
ORG 00F3H    *
ORG 00F4H    *
ORG 00F5H    *
ORG 00F6H    *
ORG 00F7H    *
ORG 00F8H    *
ORG 00F9H    *
ORG 00FAH    *
ORG 00FBH    *
ORG 00FCH    *
ORG 00FDH    *
ORG 00FEH    *
ORG 00FFH    *
*
TOTAL ASSEMBLY ERRORS = 0000
    
```

Figure 14

PARALLEL INPUT/OUTPUT

The 2650 instruction set contains the following six input/output instructions

		NO. BYTES
WRTC, RX	Write Control	1
REDC, RX	Read Control	1
WRD, RX	Write Data	1
RED, RX	Read Data	1
WTE, RX DEVA	Write Extended	2
REDE, RX DEVA	Read Extended	2

The control signals generated by each I/O instruction simplify the interface circuitry required to generate I/O selection and timing signals. A low-cost control signal interface with related timing is shown in Figures 15 and 16.

When using standard TTL and 5T series I/O ports, the I/O operations can be done without slowing down the system. In this case the OPAK input could be connected directly for all I/O operations.

Non-Extended I/O

The single-byte I/O instructions of the 2650 are referred to as non-extended I/O. In small systems with only two 8-bit input ports and two 8-bit output ports, this I/O facility requires a minimum of hardware interfacing between the CPU and I/O ports. The signals **WRTC**, **WRTO**, **REDC**, and **REDO** generated by the control logic decoder in Figure 15 can be used directly as output port clock pulses and input port enable signals, respectively.

Sequential I/O With Non-Extended I/O Instructions

In systems where a large number of devices must be serviced in sequence, the use of a simple 8-bit output port can offer considerable savings in software. Normally the devices could be serviced with extended I/O instructions. However, since the device address is the second byte in this type of instruction, a series of data fetch and I/O instructions would be required to service the devices in sequence.

With an 8-bit output port functioning as a device address register, the device address can be modified under software control. In this way a simple program loop can serve up to 8 I/O ports by rotating a single '1' through a CPU register that is output as a device address. This I/O addressing technique may also be used advantageously in systems where I/O operation requests are detected by software polling. A functional block diagram of this technique is shown in Figure 17.

Extended I/O

There are 2 extended I/O instructions in the 2650 instruction set. In these 2-byte instructions, the first byte specifies the operation code and the data source or destination register in the CPU. The second byte provides an 8-bit device address code that is output on the 8 least-significant bits of the address bus, **ADR0** through **ADR7**.

The control signal decoding diagram (Figure 15) can be simplified for systems using only extended I/O, as shown in Figure 18. The timing diagram of Figure 16 also applies to this decoding technique.

Device Address Decoding Schemes

For extended I/O it is necessary to decode the address lines **ADR0** through **ADR7** in order to generate appropriate port selection signals. The choice of an address decoding scheme depends on factors such as total




Figure 15




Figure 16




I/O requirements, the type of I/O ports used, and the total system configuration.

In principle, there are 2 basic methods of device address decoding. One method is the use of hardwired logic in which the device address is fixed; the other is a hardware programmable method in which the device addresses are individually set with jumpers or switches. Some examples of these methods are given in Figures 19 and 20.


In many applications a combination of these 2 methods is used. In addition the control logic can be implemented as an integral part of the device address decoding. An example is shown in Figure 21.

Memory Mapped I/O


In memory mapped I/O, the I/O devices are treated as memory locations. An advantage of this technique is that all memory referencing instruction types (store, load, arithmetic, logical, etc.) can be used directly for I/O data. Device address decoding is not necessarily more complex than for normal extended I/O, since all I/O addresses could be located in a specific address block. Of course, this technique can only be used in systems which do not use the full memory address space for programs. A diagram of the I/O control logic, using the **ADR14** output to discriminate between memory and I/O operations, is given in Figure 22. The device address decoding methods described earlier can also be applied to memory mapped I/O.



HARDWARE PROGRAMMABLE DEVICE ADDRESS DECODERS



(A) Using Exclusive-OR Gates



(B) Using Comparators

Figure 20

COMBINED CONTROL LOGIC AND ADDRESS DECODING





Figure 21

SINGLE POINT CONTROL

In many applications, the capability to set, clear, or test a single output point selected from a large number of output points is required. Designs of this type can be implemented using the 2650 I/O instructions. When used as described below, the WRTE, WRTC, and WRD instructions become "set/clear single-bit" instructions, while the REDE instruction becomes a "test single-bit" instruction.

Single Bit Output—Direct Address

The write extended instruction can be used to select and set or clear a single output bit. The 2 bytes of the instruction can be interpreted as follows:



A₇ through A₀ of the second byte specify the output selected. The S/C bit specifies whether the bit is set or cleared. A typical hardware configuration controlling 64 points is shown in Figure 23. Here, the control line decoding and partial address decoding is done by the 74LS138, which selects one of the eight 9334s. One of the 8 latches in the selected 9334 is enabled by ADR₀, ADR₁, and ADR₂ and is either cleared or set, as determined by the value of ADR₇.

The XX field in the first byte selects 1 of the 4 available registers and outputs its contents on the data bus. Since this information is not used in this application, the value of XX is not important. However, it could be used to output an 8-bit control or status word in conjunction with the set/clear operation.

Single Bit Output—Indirect Address

If the address of the output to be set or cleared must be determined at program run time, the WRTE and WRTC instructions can be used. The address of the output bit is first loaded into one of the 2650 registers. A WRTE, Rx instruction is then issued if the bit is to be set, and a WRTC, Rx instruction is issued if the bit is to be cleared. The bit select is output on the data bus, and the D/C output carries the set/clear information. The hardware implementation can be the same as shown in Figure 23 except that ADR₀-ADR₅ are replaced by DBUS₀-DBUS₅, and ADR₇ is replaced by D/C.

I/O CONTROL SIGNAL GENERATION FOR MEMORY MAPPED I/O




Figure 22

SIXTY-FOUR SINGLE BIT OUTPUTS USING THE 9334




Figure 23

Single Bit Input

One way of doing single bit input uses the techniques described earlier. The address of the bit that is to be tested is loaded into one of the 2650 registers and output to an 8-bit latch using an extended or non-extended write instruction. The latch output is decoded to select the desired bit, which is then applied to the Sense input pin. The 2650 Program Status Word instructions can then be used to test the state of the Sense input and to take appropriate program action.

The technique described above must be used if "indirect" bit addressing is required. If this is not a requirement, a more efficient implementation can be accomplished using the extended read instruction. This technique makes use of the fact that the 2650 automatically tests the contents of a register every time it is used as the destination of an operation. Thus, when the read extended operation reads data from an input port, the condition code bits in the program status word are set to reflect whether the new

register contents is positive, negative, or zero.

For the single bit input application, the second byte of the RETE, Rx instruction contains the address of the input bit to be tested. This data is applied to a bank of data selectors to select the addressed bit, which is then applied to the most-significant bit of the data bus, DBUS7. Since this is interpreted as the sign bit, the condition code bits in PSL will be set to reflect whether the bit being tested is a one or a zero. A conditional branch instruction can then be used to affect the desired program action. A hardware implementation for 64 inputs is shown in Figure 24. Note that an address latch is not required for this method.

INPUT PORT DEVICES

Gated Input Ports

The simplest form of an input port is the tri-state gate. Figure 25 illustrates the use of the 8T97 high-speed hex tri-state buffer for gated input ports. The 8T97 is non-inverting, and the tri-state control signals enable the buffers in groups of 4 and groups of 2, so that 8-bit ports can be implemented efficiently.

An effective circuit for systems using 8-gated input ports is the 74251 8-to-1 multiplexer, which has tri-state outputs that can interface directly with the data bus. The advantage of this circuit is that no external address decoding logic is needed. A configuration using gated input ports with the 74251 multiplexer is illustrated in Figure 26.

In addition to these 2 configurations, many other input port configurations are possible using standard TTL or Signetics 8T series logic circuits.

Latching Input Ports

Latching input ports may be required to store data from an external device, which is available only momentarily, before the actual input operation to the microprocessor takes place. This type of input port can be realized by connecting TTL-latch or D-type flip-flop circuits, such as the 7475, 74100, or 74175, to the inputs of a gated input port. As illustrated in Figure 27, by using the Signetics 8T10 Quad D-type flip-flop with tri-state outputs, an 8-bit latching input port can be implemented with only 2 packages. The 8T10 is functionally identical to the 74173.




Figure 24






Figure 25






OUTPUT PORT DEVICES

Output ports can be configured with a variety of standard TTL and 8T series flip-flops and registers. Typical circuits include:

- 9334 Addressable 8-bit latch
- 7475 Quadruple latch
- 74100 8-bit latch
- 74175 Quadruple D-type flip-flop
- 8T10 Quadruple Q-type flip-flop with tri-state outputs

The 7475 and 74175 both have true and complement outputs. One special feature of the 8T10 is that the outputs may be disabled (placed in a high-impedance output mode) by the device that is connected to this output port. A logic diagram using these circuits for output ports appears in Figure 28.

The 9334 is useful in systems requiring a large number of latched outputs, since a portion of the decoding can be done using the on-chip 3-input decoder. A typical application of this was shown in Figure 23. It is also an efficient circuit for implementing eight 8-bit output ports.



I/O CONFIGURATIONS USING THE 8T31 BIDIRECTIONAL PORT

Functional Description

The 8T31 is an 8-bit bidirectional I/O port consisting of 8 clocked latches with 2 bidirectional I/O buses, each of which has its own control logic. Each bus (A and B) has a read and a write control input, and there is a master enable input for bus B only. The outputs of the latches follow the inputs when the clock is high, and latching will occur when the clock returns low.

The 8T31 is also equipped with a "power-on clear" circuit. If the clock input is held low until the power supply reaches 3.5 volts, the latches will be cleared. There is a logic inversion between bus A and bus B. As a result, when the 8T31 is cleared, bus A will have all logic "1" outputs and bus B all logic "0" outputs.

The control functions of the 8T31 are listed in Table III. A functional block diagram and a symbolic diagram of the 8T31 are illustrated in Figures 29 and 30 respectively.




Figure 29




Figure 30

BUS A					
RBA	WBA	CLK	BUS A		
X	0	1	WRITE (A → latch)		
0	1	X	READ (latch → A)		
1	1	X	Hi-Z (Tri-state)		
BUS B					
RBB	WBB	WBA	CLK	ME	BUS B
X	X	X	X	1	Hi-Z
1	0	X	X	0	Hi-Z
X	1	0	X	0	Hi-Z
0	0	X	X	0	READ (latch → B)
X	1	1	1	0	WRITE (B → latch)

Table 3 8T31 CONTROL FUNCTIONS

As shown in Table III, each bus can operate independently except for the case of writing from both bus A and B. In this case writing from bus A will override any attempt to write from bus B.

8T31 Applications

The control functions of the 8T31 allow it to be used in various microcomputer input/output applications. In the I/O system diagram of Figure 31, the 8T31 is used to implement gated input ports, latching input ports, output ports, and a bidirectional data bus driver. All I/O ports can be controlled directly with the device select and \overline{RD} and \overline{WRTE} lines coming from device decoders and I/O control logic.

In applications where interfacing is necessary with peripheral devices that need data transfers in two directions, like digital cassettes and data link communication circuits, the 8T31 can be used as a bidirectional I/O port. In this application, the I/O opera-

tion should be requested by interrupt or polling to prevent simultaneous write operations from peripheral and CPU. The bidirectional I/O port concept is illustrated in Figure 32.

Implementing an Eight-Bit Flag Register with the 8T31

In many industrial applications, such as process control, single bit inputs and outputs are used to monitor switches and detectors or to drive relays and lamps. A possible solution for such a flag register would be an eight-bit output port and a memory byte reserved as a flag register in the system's RAM. The setting, resetting, or testing of individual bits with this method of implementing a flag register requires many bytes of program memory. The output port and the memory location reserved as a flag register image must be updated after each bit operation.

The 8T31 can be used to implement a flag register without the use of a memory byte in the system's RAM. No additional hardware is required and the saving in program memory bytes for flag operations is considerable. A logic diagram of this application is given in Figure 33. Listings of basic software to set, reset, and test individual flags for both positive and negative true outputs are given in Figures 34 and 35.

THE 8T31 USED AS A GATED INPUT PORT, LATCHING INPUT PORT, OUTPUT PORT, AND DATA BUS DRIVE




Figura 31