Signetics 2650 Microprocessor application memos currently available: A\$50 Serial Input/Output AS51 Bit and Byte Testing Procedures A\$52 General Delay Routines AS53 Binary Arithmetic Routines A554 Conversion Ploutines SP50 2650 Evaluation Printed Circuit Board Level System (PC1001) SP51 2650 Demo Systems SP52 Support Software for use with NCSS Timesharing System SP53 Simulator, Version 1.2 SP54 Support Software for use with the General Electric Mark 111 Timesharing System SS50 PIPBUG SS51 Absolute Object Format (Revision 1) MP51 2650 Initialization MP52 Low Cost Clock Generator Circuits MP53 Address and Data Bus Interfacing Techniques



MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

INTRODUCTION

Interfacing a microprocessor to peripheral devices is an important part of a total microcomputer system design. The characteristics of the Interface depend to a large extent on total aystem requirements and other factors such as CPU loading and data speed. The use of interrupts and/or DMA structures also have en impact on the system input/output structure. The design of an I/O interface is not limited to hardware, and hardware/software trade-offs must be considered.

This applications memo axaminés the use of the 2650's varsatila set of I/O instructions and the interface between the 2650 and I/O ports. Interrupt and DMA-controlled I/O are not discussed. A number of application examples for both eerial and peratlai I/O ara given. Several types of input, output, and bidirectional interface devices are also axamined.

Basic I/O Structure of the 2650

The 2650 is equipped with axtansive and versatile input and output facilities. It can perform both singla bit inout/output and 8-bit parallel input/output.

The single bit input and output, called Sanse (pin 1) and Flag (pin 40), are associated with the Program Status Word Upper (PSWU) Tha Flag output always raflects the value of bil 6 of the PSWU, while bit 7 of the PSWU always reflects the value of the Sanse input signal. The Sense and Flag signals can be monitored and controlled with the PSW instructions.

Paraller I/O can be accomplished using the extended or non-extended read and write instructions. The extended and non-extended types are distinguished by the state of the E/NE output of the 2850.

The non-extended I/O instructions are single-byte instructions which accomplish a 1-byte data transfer into or out of the 2650. They also control the stata of the D/ \overline{C} output, which can be usad as a 1-bit device address in small systams.

The extended I/O instructions are 2-byte instructions. When executing extended I/O instructions, the second byte of the instruction is output on the lower s bits of the sdcress bus (ADR0-ADR7). This information is normally used as an I/O device address to select 1 of up to 256 input or output devices, but may also be used to output control or status signals.

Perellel I/O oparations may use any CPU register as the data source or destination. This offars significant flexibility in writing I/O software, because there is not a single accumulator register to create a "bottleneck" in the data flow. The functional block diagram in Figure 1 illustretes the various I/O facilities.

I/O As Part of the Memory Address Space

The 2650 user may choose to transfer data into or out of the processor using the memory control signals. The edventage of this technique is that the data cen ba read or written by the program with memory load and store instructions, and data may be directly operated upon with logical and



arithmatic instructions. The memory referencing instructions can take advantage of the flexible addressing modes provided by the 2650, such as indexing and indirect eddressing. A possible disadvantage of this method is that it may be necessary to decode more address lines to determine the device address than with the other I/Ofacilities.

To make use of this tachnique, the designer must assign memory addresaes to 1/O devices and design the davice interfaces to respond to the same signals as memory.

I/O interface Signals

 \mathbf{h}

Table I summarizes the state of the 2650 i/O interface signals for the various methods of I/O which are available.



MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

SERIAL I/O USING THE SENSE INPUT AND FLAG OUTPUT

One of the I/O capabilities of the 2650 is provided by the sense input and flag output. The sense and flag pins may be used for single-bit input or output of status or control information. They can also be used to implement a serial data communications channel. Two exemples of this application are given below.

Asynchronous Serial Communications Port

In adplications where a seriel type of terminal (lika a teletypawritar) must be connected to the microcomputer system, the sense pin snd flag pin can baused to interface with the terminal. The basic character format for asynchronous serial 1/O is shown in Figure 2.

A number of parameters of this character format and the transmission speed, ara different for various types of terminals. The variable perameters are:

Baud rats (bits per second): 110, 150, 300, 600, 1200, 2400, 4600, and 9600 baud.

Number of bits per character: 5, 6, 7, or a bits

Parity moda: aven, odd, and no parity

Number of stop bits: 1 or 2

The control of the sense and flag pins far asynchronous serial I/O, with the appropriste parameters and beud rata, can be done completely with software. The hardwars involved is limited to a simpla line driver and receiver circuit which may be either an RS-232 interface or a 20mA current loop Interfaca. The interface hardware is shown in Figure 3.

The software necessary to accomplish the same! I/O for a full-duptex line can be divided into 3 parts:

- The start bit detection and varification. After each start bit detection tha start-bit level is verified for a low leval at time intervals of 1/6 pt 1 bit time. This prevents false start-bit recognition caused by line noise
- The sampling of the data bits at the midbit time, echoing the data bit to the flag output, and loading the data bit into a CPU register
- The input echo and check of parify bit and stop bits.

A timing diagrom showing the start bit sambling and the hit echo appears in Figure 4.

TYPE OF 1/O OPERATION	OPREO	M/IO	Ř∕₩	ADRO-ADR7	ADA13 (E/NE)	ADR14 (D/Č)
Sansa (Input)	×	×	X	×	×	x
Flag (Output)	x	×	×	×	x	x
Extended Raad	н	, L	L	Second Byte of	н	×
Extanded Write	н	L	н	Instruction	н	×
Non-Extended Read C	н	L	<u>ι</u>	×	L L	L
Non-Extended Read D	н	£	L	×	L	н
Non-Extended Write C	н	L	м	x	ι .	L
Non-Extended Write D	н	ι	н	x	L	н
Memory I/O Read	н	н	L	ADR0-ADR7	AOR13	ADR14
Memory I/O Write	н	н	н	ADR0-ADR7	ADR 13	ADR14

X = Đon't Care

Table 1 I/O INTERFACE SIGNAL STATE







Signetics

4

riata baud rate.

following parameters:

parity and 1 stop bit.

and 2 stop bits.

and 1 stop bit.

register R2

MP54

Three examples of the serial I/O routine FLOWCHART OF THE SERIAL I/O ROUTINE with different speeds and parameters are presented in Figures 5 through 9. The bit START and sample delay numbers (hexadecimal) in the definition listing (Figure 6) are for a GPU clock frequency of 1MHz. The hexadecimal delay numbers for a frequency of INITIALIZE PSW: SET FLAG RESET OVF, C, AND 1DC 1.25MHz are given in Tabla II. This table also ligits the number of BDRR,R0 instructions that are necessary in the "bit detay and echosubroutine" to count cycles for the approp-NO IS THERE A STANT BIT? The examples of figurae 7, 8, and 9 have the ¥É6 Figure 7: 110 baud, 7 data bits, avon DELAY 1/8 OF A BIT TIME Figure 9: 600 beud, 7 deta bits, odd parity ł Figura 9: 2400 baud. 8 data bits, no parity NO IS SENSE INPUT LOWF The sarlal i/O routine uses 4 CPU registers YES 6 (1 bank and R0) and affacts 7 of the Program ND HAS SAMPLE LOOP BEEN DONE 3 (THES) Status Word bits; namaly, Sanse, Fiag. Overflow, Carry, Interdigit Carry, and the 2 VES 🖗 Condition Code bits. The program also uses 1 leval of the return address stack. RESET FLAR TO GEXERATE START BY SET R2 TO NOR OF DATA BITS SET R3 TO PARITT MODE A parity error will set the Overflow bit, and a framing error (wrong stop bit leval) witl set the interdigit Carry bit. At the and of the routine, the inaut character is stored in XATATË HI RIGHT DELAY I BIT TIME SERSE AND ECHO DA YA BIT LOAD DATA BIT INTË AI DO PÅRITY CHECK IN R3 DECREMENT #2 80L Y ŧ NO: TEST N2-B YES . STORE (AD INTO A2 DELAY LOIT TIME JENSE AND ECHO PARITY BIT ŧ CHECK CHARACTER PANITY IF WROND SET OVE BIT DELAY 1 817 FINE SENSE AND ECHO STOP BIT STOP TEST STOP BIT LEYEL IF WRONG, SET IDC BIT ŧ RETINAN Figure 5

2650 MICROPROCESSOR APPLICATIONS MEMO

Sinettes

,

5

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

SERIA	LIO PARAMETER DEFINITIONS	SERIAL I/O ASSEMBLY I	LISTING—EXAMPL
inite of States of the	L 9 PVIX MAN. E SAMICI	THEN PESSANDLEP NOT 1 0	1968. Ann a 3
MARI	< F/768591	LINE NOT MISTOR E SALMER	
800. 660):	-	1973 - Martin Martin, San	in the second
8894 6882	NAME PROPOSITION FOR THE ADDRESS OF	4075 • 7 QATA BOTS, EVEN PR 8075 •	RUY AND 1 STOP BIT
ine. No.	 NERP THES PROGRAM THE SENSE THE FLAG THEORY (ALTERN OF - THE 2004 ARE USED TO THEORY WITH THEORY ALTER 	8077 6086 - ORG H:6536 8178 6086 7640 - Stati 1953) F	ST FLAG 30 SHINDI BAR DAR 1998
	• SUCH AGE TYP, CR1 TERMINULS, ETC. YEA THE BUT SERIOL. •	4079 0540 7325 DPS, 0494(+1)00 1000 0003 (2 USA 395)	WAT'S AND STORE OFF
96739F	e del contractor della	1002 0005 14720 RE35.10 19233 0002 0007 0543 CEDE.107 HTM	971 112 TO MANDES AT COMPLET
0012 0012	THE VERSION TO THE LAR PROPERTIES OF BEISTON AND A STATEMENT OF A STAT	AND STATE OF A STATE STATE AND STATE	25, 10 10 SWAFE OFTH
endit. Maria	T WHILE, RUMBER OF LETT, PORTS, PORTS HOUE AND STOP GETS	10097 10505 1/2 SPSI	IEST Fail Stater of the Lighty
WS1 MB16	 The products and color set up for a value output the i Aut day gradient be notified to make output where 	4467 4664 9477 0002 42 999 4467 4664 9477 0002 42 999 4768 8547 476 1000	17 mar 196, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
445. 881:5		10017 1051 00 007 10027 10514 0007 (00), 10 007 10020 0055 2 000 (0000)	SET R2 TO HUMBER OF DATE \$55
19129 19829	• PEPTIKI TIONS OF SYMBOLS	100700 00000 5000 12750 [407991 00000 501 501 5015 0000.001	NERRORATE START DET
45.22 (FSR)	e Ro 14a: A Processor Rech Steps	UNDER SOLATION STATE STATE STATE STATE SOLATION SOLATION SOLATION STATE	ne to deliky and eland montline. 1657 For Hommer of Land Alts
9623 4085 9627 4962	PL (Q)	60794 10540 174, 4,682 174, 101075 10546 1.4. 31157 172	LOAD A2 WITH CHARMETER
6525 000. 6624 1666	13 220 1 5 1507 H M PSU SANKE	0092 0507 3000 MART ISTA UK BOLV 1997 0521 9905 - Utter Stor	
THE" 0440	, and the full sector. ♦ EQL wide Fight the EQL wide statements	BESH USST, TTM PASH, QAF BESS 6786 ETTP LOLD IT A	IF NIFONS PRICITY, SEL (MF CLARK P)
1993 1999 1993 1999	ren sen "Est antenanger Camers DW EBU H 44 DVERFLON E EAN HT44 CONERPLON	BIGH BSAT JOHN BSTRUM BELV BIGH BSAS 16 EXELOST M	TEST STOP 617 (1946)
	k Even viet. Lensiv, relation N EQU : Brendlik (And) (1500 NECON'SME	HAND HERE TO PARTY AND	I MALINA, SEP ELA, 617
1997) 1992) 1992)	em even 3. uminiska i Stimika 4	нары нады э. — Влан М. Цэр Вайн — — — — — — — — — — — — — — — — — — —	
(75) 1910 - 1917 -		num: Entreforme for her samt and Miller Ein Bellan Geele 20 Maar	an ann an
	 Sur nemes, pay set (get or neuro muse) langers. The formers, prestry, Prestry, Product, Ell 	nter nter milit milit i ter stati	AT PRIME FOR DECKNING MER
548	• NUMBER OF DETA BETS	attan attan fart i ina t atta atta fart i ina t	
94. BAC 57886	DOF FOL HIME CHARGETER HAS B DATE BITS	● 1111 時間に 1月1日 1月1日 日本 1月	
97: 1987 04: 0007	BYRD SLAF 1 92 Ger Egy H A' (Jewangler 196 7 Santa 6315	新L》\$P\$35、L\$P\$4 \$P\$15 \$P\$35 新L》\$P\$55、L\$P\$4 \$P\$15 \$P\$15 \$P\$15	test (minest) sever
1945 1949 1946 - A386	up: GRU H:HE Der GRE H'HE Differter Hes & Det+ 6115	81155 87394 7449 Fra 2 91155 8757 1699	R Line Even & JPR
645 SECT 1948 5285	29% EXV H X4 20% EXV H X4 UH98096.05% HARS 5 LIN (R \$1,2%)	en an anna anna an an an an an an an an a	En met der der Berner auf der Neutifik er ansammen sinderer an
iens ante Mus	875 CQU H-10	BLEP France Scher Scher Schrift and Mile Mal, Eitilses, A Martinest T	unan menger skiller
895) 8652	• BE BELRYS AT 1 MAT ILLIGE FREEMENT.	87476-4824	ar smiller mil
1957. TALER Autor 1986 9	SANDE EQUI MIES BELIVELAN AT LES BALLE. ADDRE DALI MILAS MILAN AT LES BALLE.	atsaan Gritionaan saar	
ers ager	EGNES 5.021 (PTR) 2017 (PT ADD GT ADD	TOPPL GESERGE . EVEN &	
2017 000) 2017 000," 2010	verte same vist bil (stike i svans bende Mich Ede vist bil (stike i svans bende -		
900 V. 1997.	· START RD - VARIAR CALLMAN AR I MAR CLOCKFOLGARING*		
nana Angli Anni Angli Anni	Det Ed +5		
n na se	nores even in on controls deven at som bally Comp Rain in la segurite delann ar able della		
ensa keek Mash anah	sonz egu) + m - sondle delar ne lland gallo soza egn: n be - sondle delar ne zahan gallo		
8864. 9867	- PR01117 2006		
1958 1965 - 19678	EF EQUE H MA ENERGY MARCEN		
ARTA ANGA	OF FORI HANG (COMMAND)		

signotics

MP54

2660 MICROPROCESSOR APPLICATIONS MEMO

	SERIAL I/O AS	SEMBLY LISTING		
	EXAMPLE 2	EXAMPLE 3		
Tvír ásíðreldf fr	1.4 ·	Non a City of Long and Single State		
LINE MODE DEJECT	E SERVICE	LENG HSTM - THE COULD BE COULD		
Construction Construction B073 B074 B074 B074 B075 B077 B076 B077 B077 B068 B077 B068 B077 B068 B077 B068 B077 B068 B077 B068 B078 B068 B079 B068 B078 B068 B068 S069 B068 S069 B068 S069 B069 B018 B079 B018 B070 B018 B071 B018 B018 B017 B018 B017 B018 B017		<pre>(Int Hart Int Int Int Int Int Int Int Int Int In</pre>		

synctics

•

7

. . .

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

Data String Output

A typical application for the flag output is a data string output. The advantage of this output method is that it can provide a large number of output bits with little address er control legic decoding. For example, this method can be used to output data for an array of numeric displays, single bit indicators, or column drivers of a parallal numaric printer. An example of the hardware required to implement this type of output channel is given in Figure 10.

Here, the Address 14 output is used as a dets strobe signal. However, the date strobe signal could also be built up by decoding more address bils so thet the system memory size would not be limited to 16K bytes sa in this example

A listing of the progrem required is given in Figure 14 The data is assumed to be located in the system's RAM as illustrated in Figure 11

The resst-significant bit at the leastsignificant byte will be output first. The table length (TLEN) and the number of bits per byte (BPW) can be adapted as necessary by software modifications. The date strobe pulse on output ADR14 is generated by doing the dummy instruction STRA.R0 to address H'4000'

8











SMACTICS

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO



PARALLEL INPUT/OUTPUT

The 2650 instruction set contains the fallowing six input/output instructions

		NO. BYTES		
WRTC, PX	Write Control	1		
REDC. RX	Read Control	1		
WRTD, RX	Write Data	1		
REDD. RX	Rand Data	1 1		
WRTE, RX DEVA	Write Extended	2		
REDE, RX DEVA	Read Extended	2		
1				

The control signals generated by each I/O instruction simplify the interface circuitry required 18 generate 1:O salactian and timing signals. A low-cast control signal interface with related timing is shown in Figuras 15 and 16.

When using standard TTL and 8T series I/Q ports, the I/O operations can be done without slowing down the system. In this case the OPACK input could be contralled diractly, far all I/O operations.

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

Non-Extended I/O

The single-byte I/O instructiona of the 2650 are raterred to as non-extended I/O. In small systema with only two 8-bit input ports and two 8-bit autput ports, this i/O facility requires a minimum of hardware interfacing between the CPU and I/O ports. The signals WRTC, WRTD, REDC, and REDD ganerated by the control logic decoder in Figure 15 can be used directly as output port clock pulses and input port enable aignals, raspectively.

Sequential I/O With Non-Extended I/O Instructions

In systems whare a largar number of devices must be serviced in sequenca, the use of a simple 8-bit output port can offer considerable savings in software. Normally the devices could be serviced with extended I/O instructions. However, since tha device address is the second byte in this type of instruction, a series of data fetch and I/O instructions wauld be required to service the devices in sequence.

With an 8-bit autput port functioning as a device address register, the device address can be modified under software control. In this way a simple program loop can serve up to 8 ±0 obrts by rotating a single 'f' through a CPU register that is output es a device address. This 1/0 addressing technique may also be used adventageoualy in systems where 1/0 operation raquests are datected by software polling. A functional block diagram of this technique is shown in Figure 17.

Extended 1/0

There are 2 extended I/D instructions in the 2650 instruction set. In these 2-byte instructions, the first byte spacifies the operatian code and the data spurce or dastinatian register in the CPU. The second byte provides an 8-bit device address code that is output on the 8 least-significant bits of the address bus. ADR0 through AOR7.

The control signal decoding diagram (Figure 15) can be simplified for systems using only extended 1/O. as shown in Figure 18 The timing diagram of Figure 16 also applies to this decoding technique

Device Address Decoding Schemes

For extended I/D it is nacessary to decode the address lines ADR0 through ADR7 in order to generate appropriate port selection signals. The choice of an address decoding scheme decends on factors such as total





I/O requirements, the type of I 'O ports used, and the total system contiguration

In principle, there are 2 baars methods of device address dacoding. One method is the use of hardwired logic in which the davice address is fixed; the other is a hardware programmable method in which the device addresses are individually set with jumpers or switches. Some examples of these methods are given in Figures 19 and 20.

In many applications a combination of these 2 mathods is used in addition the control lagic can be implemented as an integral part of the device address decoding. An example is shown in Figure 21

Memory Mapped I/O

in memory mapped I-O, the I/O devices ara traated as memory incations. An advantage of this technique is that all memory rafarencing instruction types (store, load, arithmetic, logical, etc.) can be used directly far I-O data. Device address decoding ia nat necessarily more complex than for normal extended I/D, since all I/O addresses could be located in a specific address block. Of course, this technique can only be used in systems which dp npt use the full mamary address space for programs. A diagram of the I O contral logic, using the ADR14 output to discriminate between memory and (O operations, is given in Figure 22. The device address decoding methods described earlier can also be applied to memory mapped I/D

10

2650 MICROPROCESSOR APPLICATIONS MEMO

MP54







signatics

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO





41-10 09 RE13

WAP ENE ADR

AD

ADF

74 154

11

13 14 16

1G 2G

ตา

N242

12

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

SINGLE POINT CONTROL

In many applications, the cepability to sat, clear, or test e single output point selected from a large number of output points is required Designs of this type can be implamented using the 2650 I/O instructions. Whan used as described below, the WRTE, WRTC, and WRTD instructions become "set/clear single-bit" instructions, while the REDE instruction becomes a "test singlebit" instruction

Single Bit Output-Direct Address

The write extended instruction csn be used to select and set or clear a single output bit. The 2 bytes of the instruction can be intarpreted as follows:



A, through A_8 of the second byte specify the output selected. The S/C bit specifies whether the bit is set or cleared. A typical nardware configuration controlling 64 points is shown in Figura 23. Hera, the control line decoding end partial address decading is done by the 74LS138, which selects one of the eight 9334s. One of the 8 talches in the selected 9334 is ensblad by ADR0. ADR1, and ADR2 and is either cleared or set, as determined by the value of ADR7.

The XX field in the first byte selects 1 of the 4 available registers and dutputs its contents on the data bus. Since this information is not used in this application, the value of XX is not important. However, it could be used to output an 8-bit control or status word in conjunction with the set/clear operation.

Single Bit Output-Indirect Address

If the address of the output to be set or cleared must be determined at program run time, the WRTD end WRTC instructions can be used. The address of the output bit is first loaded into one of the 2650 registers. A WRTD. Ra instruction is then issued if the bit is to be set, and a WRTC. Ra instruction is issued if the bit is to be clearad. The bit select is output on the dats bus, and the D/\overline{C} output carries the sel/clear information. The hardware implementation can be the tame xs shown in Figure 23 except that "ADR0-ADR5 are replaced by D/\overline{C} .





.

Single Bit input

One way of doing single bit input uses the techniques described earlier. The address of the bit that is to be tested is loaded into one of the 2650 registers and output to an 8bit latch using sn axtended or non-extended write instruction. The latch output is decoded to select the desired bit, which is then epolled to the Sense input pin. The 2650 Program Status Word instructions can then be used to test the state of the Sense input snd to take appropriate program action. The tachnique described abova must be used if "indirect" bil addressing is required. If this is not a requirement, a mora efficient implementation can be accomplished using the extended read instruction. This technique makes use of the tact that the 2650 eutometically tests the contents of a register avery time it is used as the destination of an operation. Thus, when the read extended operation seads data from an input pert, the condition code hits in the progrem atatus word are set to reflect whether the new

SMADTICS

2650 MICROPHOCESSOR APPLICATIONS MEMO

register contants is poeitive, nagativa, or zero.

For the single bit input application, the second byte of the RETE, Rx instruction contains the address of the input bit to be tested. This data is applied to a bank of data selectors to select the addressed bit, which is then applied to the most-significant bit of the data bus, DSUS7. Since this is infarpreted as the aign bit, the cendition code bits in PSL will be set to raffect whether the bit baing tested is a one or a zero. A conditional branch instruction can then be used to affect the desired program action. A hardware implementation for 64 inputs is shewn in Figure 24. Note that an address latch is not required for this method.

INPUT PORT DEVICES

Gated Input Ports

The simplest form of an input port is the tristate gate. Figure 25 illustrates the use of the 8T97 high-epeed hex tri-state buffer for gated input ports. The 8T97 is noninverting, and the tri-state control signals enable the buffers in groups of 4 and groups of 2, so that 8-bit ports can be implemented afficiently.

An effective circuit for systems using 8gatad input ports is the 74251 8-to-1 multiplexer, which has tri-stata outputs that can interface directly with the data bus. The advantage of this circuit is that no axternal address decading logic is naedad. A configuration using getad input ports with tha 74251 multiplexer is illustrated in Figure 2e.

In addition to these 2 configurations, many other input port configurations are possible using standard TTL or Signetics 87 serias logic circuits.

Latching Input Ports

Latching input ports may be required to stora data from an external device, which is aveilable only moments rily, befors the sctual input operation to the microprocessor takes place. This type of input port can be realized by connecting TTL-tatch or D-type flip-flop circuits, such as tha 7475, 74100, or 74175, to the inputs of s gated input port. As illustrated in Figure 27, by using the Signetics 8110 Quad D-type flip-flop up of can be implemented with only 2 packages. The 8110 is functionally identicat to the 74173.





signetics

14

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

.



MP54

.

2650 MICROPROCESSOR APPLICATIONS MEMO

LATCHING INPUT PORTS USING THE 8T10 (74173) INPUT CLOCE BT 10 74173 12 INÓN EXTÉNDÊO 1DISOUT SHN TP 8110 74173 CLEAR я TR 15..... AT DO INPUT Ðн 81 10 174173 LEAR IPES FENDER 3 Ìttu 16 17.

FAR

REDE

PORTSEL

OUTPUT PORTS BUILT WITH STANDARD TTL AND ST SERIES

Figure 27

1

SUB



OUTPUT PORT DEVICES

Output ports can be configured with a variety of standard TTL and 8T sarias flip-flops and registers. Typical circuits include:

- 9334 Addressable 8-bit latch
- 7475 Quadruple latch
- 74100 8-bit latch
- 74175 Quadruple D-type Ilip-ftop
- 8T10 Quadrupie Q-type flip-flop
 - with tri-state outputs

The 7475 and 74175 both have true and complement outputs. One special faatura of the 8110 is that the outputs may be disabled (placed in a high-impedance output mode) by the device thet is connected to this output port. A logic diagrem using these circuits for output ports appears in Figure 28.

The 9334 is useful in systems requiring a large number of latched outputs, since a portion of the decoding can be done using the on-chip 3-input decoder A typical application of thia wes shown in Figura 23, it is also an efficient circuit for implemanting eight 8-bit output ports.

I/O CONFIGURATIONS USING THE 8T31 BIDIRECTIONAL PORT

Functional Description

The 8T31 is an 8-bit bidirectional I/Q port consisting of 8 clocked latches with 2 bidirectional I/Q buses, each of which has its own control logic Each bus (A and B) has a read and a write control input, and there is a master enable input for bus B only. The outputs of the latches follow the inputs when the clock is high, and latching will occur when the clock returns row

The \$T31 is also equipped with a "power-on clear" circuit. If the clock input is held low until the power supply reaches 3.5 volts, the latches will be cleared. There is a logic inversion between hus A and bus B As a result when the \$T31 is cleared, bus A will have all logic. To outputs and bus B all logic "0" outputs.

The control functions of the 8731 are listed in Table III. A functional block diagram and a symbolic diagram of the 8731 are illustrated in Figures 29 and 30 respectively.

16

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO





			BUS A			
H _{BA}	WBA CLK		LK	BUS A		
X 0 1		3	1 K K	WRITE (A +latch) READ (latch +A) HI-Z (Tri-state)		
			BUS B		• <u>• • • • • • • • • • • • • • • </u>	
RBB	WBB	WBA	CLK	ME	BUS B	
x	x	X	x	1	HI-Z	
t	0	X X	X	· 0	Hi-Z	
х	1	a	x	0	HI-Z	
0	0	X	X	1 0	READ (latch+8)	
х	1	. t	1	1 0	WRITE (8 +letch)	

Table 3 8731 CONTROL FUNCTIONS

As shown in Table III, each bus can operate indepandantly except for the case of writing from both bus A and B. In this case writing from bus A will override any attempt to write from bus B.

BT31 Applications

The control functions of the 8T31 allow it to be used in various microcomputer input output applications. In the I/D system diagram of Figure 31, the 8T31 is used to implement gated input ports, latching input ports output ports, and s bidirectional dats bus driver. All + D ports can be controlled directly with the device select and REDE and WRTE lines coming from device decooers and I/D control togic.

In applications where interfacing is necessary with peripheral devices that need data transfers in two directions, like digital cassettes and data link communication circuits, the BT31 can be used as a bidirection, all Oport Intrinspipication, the I'O operation should be requested by interrupt or polling ta prevent simultaneous write operetions from peripheral and CPU. The bidirections! 1/O pprt concept is illustrated in Figure 32.

implementing an Eight-Bit Flag Register with the 8T31

In many industrial applications, such as process contral, single bit inputs and oulputs are used to manifor switches and detectors or to drive relays and lamps. A possible solution for such a flag register would be an eight-bit dutbit port and a memory byte reserved as a flag register in the system's RAM. The setting, resetting, or testing of individual bits with this method of implementing a flag register requires many bytes of orgram memory. The output port and like memory location reserved as a flag register immge must be updated after each hit operation. The 8T31 can be used to implement a flag register without the use of a memory byte in the system's RAM. No additional hardware is required and theaaving in program memory bytes for flag operations is considerable. A logic diagrem of this application is given in Figure 33 Listings of basic saftware to set, reset, and test individual flegs for both positive and negative true putputs are given in Figures 34 and 35

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO



