

[Flags modified]

0++

LOAD Load x with y
[LT,GT]

300++

LOAD Load y with x
(store)

LOAD #n,r does not exist
LOAD r,A ~~modified~~
LOAD memory ~~modified~~
does not modify flags

200++

ADD Add x and y,
result in x
ADDC Add carry if
WITHCARRY set
[LT,GT,C,H,V]

240++

SUB Subtract
with borrow if
SUBB WITHCARRY set
[LT,GT,C,H,V]
(add 2's complement)

100++

AND Logical AND
[LT,GT]
! AND A,A = WAIT

140++

OR Logical OR
[LT,GT]

40++

XDR Exclusive OR
[LT,GT]

340++

COMP Compare
arithmetic,
logic if
LOGICOMP set

300

NDP No operation
[none]

100

WAIT Wait for
interrupt

2 (1)
0+

2
4+

n

3
10+

2'-2

4
14+

p'

a

6
14+

200+p'

a

4
14+

40+p'

a

6
14+

240+p'

a

4
14+

100+p'

a

6
14+

166

10

165

10

167

2

165

2

165

2

167

1

165

1

167

4

165

4

x y
A,r
Register

r, #n
Immediate

r, + l'
Relative

r, @ + l'
Relative indirect

r, m
Absolute

r, @ m
Absolute indirect
100000+m'

A, (r) + m
Indexed
60000+m'

A, (r) + @ m
Indirect indexed
160000+m'

A, (+r) + m
Pre-incrementing indexed
20000+m'

A, (+r) + @ m
Pre-incrementing indirect indexed
120000+m'

A, (-r) + m
Pre-decrementing indexed
40000+m'



A, (-r) + @ m
Pre-decrementing indirect indexed
140000+m'

0 A
1 B
2 C
3 D

2
120+

RR r
Rotate right
[LT,GT]



RRC r
Rotate right through carry
(WITHCARRY set)
[LT,GT,C,H,V]



2
320+

RL r
Rotate left
[LT,GT]

RLC r
Rotate left through carry
(WITHCARRY set)
[LT,GT,C,H,V]



3
364+

TEST r, #n
Test bit
[LT=NO,GT=0]

0 A
1 B
2 C
3 D

3
224+

DA r
[LT,GT] Decimal adjust
Flag value does not
correspond to final result

3
124+

LOAD r, \$n Read peripheral r
data read in r
[LT,GT]

3
324+

LOAD \$n, r Write in peripheral
data in r
[none]

2
160+

LOAD r, \$DATA [LT,GT]
Read specially decoded peripheral

2
360+

LOAD \$DATA, r [none]
Write in specially decoded peripheral

2
60+

LOAD r, \$CTRL [LT,GT]
Read specially decoded peripheral

2
260+

LOAD \$CTRL, r [none]
Write in specially decoded peripheral

3
166

SET OUTPUT
[0]

164

CLR OUTPUT
[0]

164

ION CLR IOF

166

IOF SET IOF

164

CLR STACK
[SP]

167

SET BANK1
[B]

165

CLR BANK1
[B]

3
167

SET WITHCARRY
[W]

165

CLR WITHCARRY
[W]

167

SET LOGICOMP
[L]

165

CLR LOGICOMP
[L]

167

SETC SET CARRY
[C]

165

CLRC CLR CARRY
[C]

167

SETV SET OVERFLOW
[V]

165

CLRv CLR OVERFLOW
[V]

3
264

TEST OUTPUT
[LT=NO,GT=0]

100

TEST INPUT

264

TEST IOF

264

TEST BANK1

265

TEST WITHCARRY

265

TEST LOGICOMP

265

TEST CARRY

265

TEST OVERFLOW

166 **OR** U, #n
Bit set

167 **OR** L, #n
Bit set

164 **BIC** U, #n
Bit clear

165 **BIC** L, #n
Bit clear

264 **TEST** U, #n
Test bit
[LT=NO, GT=0]

265 **TEST** L, #n
Test bit
[LT=NO, GT=0]

22 **LOAD** A, U
[LT, GT]

23 **LOAD** A, L
[LT, GT]

222 **LOAD** U, A
[O, IOF, SP]

223 **LOAD** L, A
[LT, GT, H, B, W, V, L, C]

Only on 2650-B
(may never be produced)
LOAD L, m
m [LT, GT, H, B, W, V, L, C]

20 **LOAD** L, @m
100000+m' [all]

21 **LOAD** m, L
[none]

21 **LOAD** @m, L
100000+m [none]

Number of cycles per instruction

330+ **INC** r
[none]
370+ **DEC** r
[none]
40 **CLR** A
(LT=0, GT=0)

IB instruction add 1-s complement plus one
SUBB instruction add 1-s complement plus CARRY
Carry is set if result is positive (8-bit logical numbers)

A instruction add a value depending on C (carry) and X (auxiliary carry)
X Added value
Binary Hexa Octal
0 0 1010 1010 AA 252
0 1 1010 0000 A0 240
0 0 0000 1010 0A 12
1 0000 0000 00 0

Minimum cycle duration

2650 2.4 μ s
2650-A (1.25 Mhz clock)
(2650-B)
2650-AI 1.5 μ s
2650-B will have additional instructions and 1 cycle register to register transfer.

BCD addition: ADD r, #146 (octal)
ADD r, ADDEND
DA r
BCD subtraction: SUB r, SUBTRAHEND
DA r

Addresses and data conventions

m 15 bit address
m' 13 bit address in same chapter as PC
p 7 bit page address (1 page = 256 locations)
p' 5 bit page address in same chapter
a 8 bit address in a page
r 7 bit displacement in 2-s complement (6 bit + sign bit)
0 to 101 positive, 177 (-1) to 102 (-76) negative
n 8 bit value (positive or signed)

Interrupt sequence:

IOF (set interrupt mask bit)
First byte of CALL 0+2' is forced internally
Intack reads second byte of instruction
(Jump to location 0-77 and 177700-17777 with possible indirection)

Reset: Start at 0 with interrupt on (IOF=0)

30++ **JUMP**, t
Jump if t true
[none]
70++ **CALL**, t
Call if t true
[SP]

233+ **JUMP** Jump always
[none]
273+ **CALL** Call always
[SP]

24+ **RET**, t
Return if t true
[SP]
64+ **RETION**, t
Return and clear
interrupt mask [SP, IOF]

330++ **INCJ, NE**
Increment register
r and jump if
non equal to zero
[none]
370++ **DECJ, NE**
Decrement register
r and jump if
non equal to zero
[none]

Unconditional:
EQ AO Equal or equal to zero
All selected bits one after TEST instructions
GT Greater than or strictly positive GT=1
LT NO Lower than or strictly negative LT=1
NE Not all selected bits one
LE Lower or equal GT=0
GE Greater or equal or positive LT=0
ANE Register A non equal to zero
BNE Register B non equal to zero
CNE Register C non equal to zero
DNE Register D non equal to zero

Common REFERENCE
Assembly CARD
Language for
Microprocessors

SIGNETICS 2650

REGISTERS

A


BANK0

BANK1

B B'
C C'
D D'

U Flag and mode register

200 I INPUT (Sense)
100 O OUTPUT (Flag)
40 IOF IOF (Interrupt mask bit)
0-7 SP STACK pointer



L Flag and mode register

200 LT Lower than
NO Not all one
100 GT Greater than
40 H Half carry
20 B BANK1 (second register bank)
10 W WITHCARRY (with carry mode bit)
4 V OVERFLOW
2 E LOGICOMP (logical compare mode bit)
1 C CARRY (carry and no borrow bit)

MEMORY ORGANISATION

0	CHAPTER 0
32	pages
40000	CHAPTER 1
	\$CTRL
60000	CHAPTER 2
77777	CHAPTER 3
	\$DATA