

# 2K × 8 2048 × 8-BIT STATIC RAM

- Fully Static Operation; No Clocks, Refresh or Latches
- **EPROM Compatible Pinout**
- Industry Standard 24-Pin Package
- Two Line Control, CE Controls Power-Down, OE Controls Output Buffers — Eliminates Bus Contention
- 150 ns Maximum Access Time
- Auto Power-Down

The Intel® 2K×8 is a 16,384-bit static RAM organized as 2048 words by 8 bits. It employs fully static circuitry which eliminates the need for clocks, refresh, or address setup and hold times. The auto power-down feature cuts power consumption when the device is disabled.

The 24-pin industry standard pinout allows easy upgrades to  $4K \times 8$  static RAMs and compatibility to the 2732  $4K \times 8$  and 2764  $8K \times 8$  EPROMs in 28-pin sites. The two line control simplifies decoding and eliminates any possibility of bus contention.

TRUTH TABLE									
CE	WE	ŌĒ	MODE	OUTPUT	POWER				
Н	х	x	NOT SELECT	HIGH Z	STANDBY				
L	н	н	SELECTED	HIGH Z	ACTIVE				
L	Н	L	READ	ACTIVE	ACTIVE				
	L	X	WRITE	HIGH Z	ACTIVE				

PIN NAMES					
A <sub>0</sub> A <sub>10</sub>	ADDRESS INPUTS				
CE	CHIP ENABLE				
ŌĒ	OUTPUT ENABLE				
WE	WRITE ENABLE				
D₀—D,	DATA INPUT/OUTPUT				
V <sub>cc</sub>	POWER (+5V)				
GND	GROUND				

LOGIC SYMBOL 2Kx8 SRAM	PIN CONFIGURATION 2Kx8 SRAM	4Kx8 SF	RAM	COMPATIBL 8Kx8			EPROM
A <sub>0</sub> D <sub>0</sub> - A <sub>1</sub> D <sub>1</sub> - A <sub>2</sub> D <sub>3</sub> - A <sub>4</sub> D <sub>3</sub> - A <sub>5</sub> D <sub>4</sub> - A <sub>7</sub> D <sub>6</sub> - A <sub>10</sub> D <sub>6</sub> - A <sub>10</sub> D <sub>7</sub> - OE WE CE	A <sub>7</sub>   1	NC   1 NC   2 A <sub>7</sub>   3 A <sub>6</sub>   4 A <sub>6</sub>   5 A <sub>4</sub>   6 A <sub>3</sub>   7 A <sub>2</sub>   8 A <sub>4</sub>   9 A <sub>6</sub>   10 D <sub>6</sub>   11 D <sub>1</sub>   12 D <sub>2</sub>   13 GND   14	28   V <sub>CC</sub> 27   WE 26   NC 25   A <sub>6</sub> 23   A <sub>11</sub> 22   OE 21   A <sub>10</sub> 20   OE 17   D <sub>6</sub> 16   D <sub>4</sub> 15   D <sub>3</sub>	NC   1	28   Vcc 27   WE 26   NC 25   DA <sub>6</sub> 24   DA <sub>6</sub> 23   DA <sub>11</sub> 22   DOE 21   DA <sub>10</sub> 20   DD <sub>7</sub> 18   DD <sub>6</sub> 17   DD <sub>6</sub> 16   DD <sub>3</sub>	V <sub>PP</sub> 1 A <sub>12</sub> 1 A <sub>7</sub> 1 A <sub>6</sub> 1 A <sub>6</sub> 1 A <sub>6</sub> 1 A <sub>6</sub> 1 A <sub>7</sub> 1 B <sub>7</sub>	28   V <sub>cc</sub> 27   PGM 26   NC 25   A <sub>6</sub> 24   A <sub>9</sub> 23   A <sub>11</sub> 22   OE 21   A <sub>10</sub> 20   OCE 19   D <sub>7</sub> 18   D <sub>9</sub> 17   D <sub>5</sub> 16   D <sub>4</sub> 15   D <sub>3</sub>

Figure 1. 2K x 8 Pin Diagram

Figure 2. Compatible Pinouts



# 4K × 8 4096 × 8-BIT STATIC RAM

- Fully Static Operation; No Clocks, Refresh or Latches
- EPROM Compatible JEDEC Standard Pinout
- 2764 Compatible 28-Pin Package Allows Easy Upgrade To 8K × 8 SRAM Without Jumpers
- Two Line Control, CE Controls Power-Down, OE Controls Output Buffers — Eliminates Bus Contention
- 150 ns Maximum Access Time
- Auto Power-Down

The Intel® 4K × 8 is a 32,768-bit static RAM organized as 4096 words by 8 bits. It employs fully static circuitry which eliminates the need for clocks, refresh, or address setup and hold times. The auto power-down feature cuts power consumption when the device is disabled.

The 28-pin JEDEC standard pinout allows easy upgrades to 8K×8 static RAMs and compatibility to the 2732 4K×8 and 2764 8K×8 EPROMs — without jumpers. The two line control simplifies decoding and eliminates any possibility of bus contention.

TRUTH TABLE										
CE	WE	Œ	MODE	OUTPUT	POWER					
Н	X	X	NOT SELECT	HIGH Z	STANDBY					
L	Н	н	SELECTED	HIGH Z	ACTIVE					
L	Н	-	READ	ACTIVE	ACTIVE					
	L	x	WRITE	HIGH Z	ACTIVE					

	PIN NAMES				
AA11	ADORESS INPUTS				
CE	CHIP ENABLE				
ŌĒ	OUTPUT ENABLE				
WE	WRITE ENABLE	-			
D <sub>0</sub> —D,	DATA INPUT/OUTPUT				
Vcc	POWER (+5V)				
GND	GROUND				

LOC Sym 4K	BOL	PIN CONFIGURATION 4Kx8 SRAM				
Ao A	D <sub>0</sub> - D <sub>1</sub> - D <sub>2</sub> - D <sub>3</sub> - D <sub>4</sub> - D <sub>5</sub> - D <sub>7</sub> - E CE	NC	28 D V <sub>cc</sub> 27 D WE 26 D NC 25 D A, 24 D A, 23 D A, 22 D OE 21 D A, 20 D OE 19 D D, 18 D D, 17 D D, 16 D D, 15 D D,			

Figure 1. 4K × 8-Pin Diagram

8Kx8 SF	MAS	8Kx8 EPROM				
NC   1   2   4   4   4   4   4   4   4   4   4	28   V <sub>cc</sub> 27   WE 26   NC 25   A <sub>0</sub> 24   A <sub>2</sub> 23   A <sub>11</sub> 22   OE 21   A <sub>10</sub> 20   CE 19   D <sub>5</sub> 16   D <sub>6</sub> 17   D <sub>5</sub> 16   D <sub>4</sub>	V <sub>pp</sub> 1 A <sub>12</sub> 3 A <sub>4</sub> 4 A <sub>5</sub> 1 A <sub>4</sub> 1 A <sub>5</sub> 1 A <sub>7</sub> 1 A <sub>8</sub> 1 A <sub>9</sub> 1 A <sub>9</sub> 1 A <sub>9</sub> 1 A <sub>9</sub> 1 A <sub>9</sub> 1 A <sub>9</sub> 1 A <sub>1</sub> 1 A <sub>2</sub> 1 A <sub>3</sub> 1 A <sub>4</sub> 1 A <sub>5</sub> 1 A <sub>1</sub> 1 A <sub>1</sub> 1 A <sub>2</sub> 1 A <sub>3</sub> 1 A <sub>4</sub> 1 A <sub>5</sub> 1 A <sub>5</sub> 1 A <sub>1</sub> 1 A <sub>2</sub> 1 A <sub>3</sub> 1 A <sub>1</sub> 1 A <sub>1</sub> 1 A <sub>1</sub> 1 A <sub>2</sub> 1 A <sub>3</sub> 1 A <sub>1</sub> 1 A <sub>2</sub> 1 A <sub>3</sub> 1 A <sub>4</sub> 1 A <sub>5</sub>	28			
GNDD 14	15 □ D₃	GNDC 14	15 [⊃ D₃			

**COMPATIBLE PINOUTS** 

Figure 2. Compatible Pinouts



# 2732 32K (4K × 8) UV ERASABLE PROM

- Fast Access Time:
  - 390 ns Max. 2732-4
  - 450 ns Max. 2732
  - 550 ns Max. 2732-6
- Industry Standard Pinout JEDEC Approved
- Pin Compatible to Intel's EPROM Family: 2716, 2732A, 2764

- Output Enable for MCS-85<sup>TM</sup> and MCS-86<sup>TM</sup> Compatibility
- **Low Power Dissipation:** 
  - 150 mA Max. Active Current
  - 35 mA Max Standby Current
- Single +5V ±5% Power Supply

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5-voit power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. The 2732 family with an access time up to 390 ns enhances microprocessor system performance. This family, in conjunction with the 250 ns 2732A family, solves the problem of WAIT states due to slow memories.

An important 2732 feature is the separate output control, Output Enable  $(\overline{OE})$  from the Chip Enable control  $(\overline{CE})$ . The  $\overline{OE}$  control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the  $\overline{OE}$  and  $\overline{CE}$  controls on intel's 2716 and 2732 EPROMs. AP-72 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150 mA, while the maximum standby current is only 35 mA, a 75% savings. The standby mode is achieved by applying a TTL-high signal to the  $\overline{\text{CE}}$  input.

2732Δ

PIN CONFIGURATION


## 2732 PIN CONFIGURATION

A7 [	$\overline{}$	24	ov.cc	A7 🗆	$\overline{}$	24	bvcc
As□	2	23	□ A8	A₅□	2	23	□ A <sub>8</sub>
A <sub>5</sub>	3	22	<b>□</b> A <sub>9</sub>	4₅□	3	22	A <sub>9</sub>
A4[	4	21	□ A <sub>11</sub>	A <sub>4</sub>	4	21	D A₁1
A3[	5	20	⊒ Œ/Vpp	A.3 [	5	20	□ OÉ/Vpp
A <sub>2</sub> □	6	19	□A10	A۱2□	6	19	□ A₁0
Αıロ	7	18	DŒ.	A, [	7	18	□Œ
<b>%</b> □	8	17	٥-,	4₀□	8	17	⊅
ᅃᆸ	9	16	_ oe	0₀□	9	16	<b>□</b> 06
어디	10	15	<b>□</b> 0₅	어디	10	15	i □∘₅
02口	11	14	<b>□</b> 0₄	Cl₂□	11	14	<b>_</b> 0₄
ND	12	13	o₃	GND□	12	13	<b>□</b> 0₃

#### MODE SELECTION

PINS	CE (18)	ŌĒ/V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	OUTPUTS (9-11,13-17)
Read	VIL	VIL	+5	D <sub>OUT</sub>
Standby	VIH	Don't Care	+5	High Z
Program	VIL	Vpp	+5	D <sub>IN</sub>
Program Verify	VIL	VIL	+5	D <sub>OUT</sub>
Program Inhibit	V <sub>IĤ</sub>	VPP	+5	High Z

#### **BLOCK DIAGRAM**



## PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	ADDRESSES
ĈĒ	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
00-07	OUTPUTS

# **PROGRAMMING**

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias ..... -10° C to +80° C Storage Temperature ..... -65° C to +125° C All Input or Output Voltages with

Respect to Ground ...... +6V to -0.3V

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0$ °C to 70°C,  $V_{CC} = +5V \pm 5\%$ 


#### **READ OPERATION**


			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions
ILI1	Input Load Current (except OE/Vpp)			10	μΑ	V <sub>IN</sub> = 5.25V
I <sub>LI2</sub>	OE/Vpp Input Load Current			10	μА	VIN = 5.25V
ILO	Output Leakage Current			10	μА	V <sub>OUT</sub> = 5.25V
Icc1	Vcc Current (Standby)		15	35	mA	CE = VIH, OE = VIL
ICC2	V <sub>CC</sub> Current (Active)		85	150	mA	OE = CE = VIL
VIL	Input Low Voltage	-0.1		0.8	٧	
ViH	Input High Voltage	2.0		Vcc+1	٧	
Vol	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.1mA
Vон	Output High Voltage	2.4		·	V	IOH = -400μA

Note: 1. Typical values are for TA = 25°C and nominal supply voltages.

## TYPICAL CHARACTERISTICS







## A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C,  $V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter	2732-4 Limits (ns)		2732 Limits (ns)		2732-6 Limits (ns)		Test
-,	1 3.3	Min.	Max.	Min.	Max.	Min.	Max.	Conditions
t <sub>ACC</sub>	Address to Output Delay		390		450		550	CE = OE = VIL
t <sub>CE</sub>	CE to Output Delay		390		450		550	ŌĒ = V <sub>IL</sub>
toE	Output Enable to Output Delay		120		120		120	CE = VIL
t <sub>DF</sub>	Output Enable High to Output Float	0	100	0	100	0	100	ČE = V <sub>IL</sub>
toH	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	0		0		0		CE = OE = V <sub>IL</sub>


# CAPACITANCE [1] TA = 25°C, f = 1MHz

Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN1	Input Capacitance Except OE/Vpp	4	6	рF	VIN = 0V
C <sub>IN2</sub>	OE/V <sub>PP</sub> Input Capacitance		20	рF	Vin = 0V
Соит	Output Capacitance		12	pF	Vout = 0V

# A.C. TEST CONDITIONS

Output Load: 1 TTL gate and  $C_L = 100 pF$ Input Rise and Fall Times: ≤ 20ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V

# A.C. WAVEFORMS [2]



### NOTES:

- 1. THIS PARAMETER IS ONLY SAMPLED AND IS NOT 100% TESTED.
- 2. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
  3. OF MAY BE DELAYED UP TO TACC TOE AFTER THE FALLING EDGE OF CE WITHOUT IMPACT ON TACC.
  4. Top Is specified from OF OR CE, WHICHEVER OCCURS FIRST.

## **ERASURE CHARACTERISTICS**

The erasure characteristics of the 2732 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2732 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2732 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2732 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog) for the 2732 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ( $_9$ ). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $_\mu$ W/cm² power rating. The 2732 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

#### **DEVICE OPERATION**

The five modes of operation of the 2732 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $\overline{OE}/V_{PP}$  during programming. In the program mode the  $\overline{OE}/V_{PP}$  input is pulsed from a TTL level to 25V.

**TABLE 1. Mode Selection** 

PINS	CE (18)	OE/V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	OUTPUTS (9-11,13-17)
Read	VIL	V <sub>IL</sub>	+5	D <sub>OUT</sub>
Standby	VIH	Don't Care	+5	High Z
Program	V <sub>IL</sub>	V <sub>PP</sub>	+5	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	+5	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	V <sub>PP</sub>	+5	High Z

#### Read Mode

The 2732 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output plns, independent of device selection. Assuming that addresses are stable, address access time ( $t_{\text{ACC}}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{\text{CE}}$ ). Data is available at the outputs 120ns ( $t_{\text{CE}}$ ) after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{\text{ACC}}$ —  $t_{\text{CE}}$ .

#### Standby Mode

The 2732 has a standby mode which reduces the active power current by 75%, from 150 mA to 35 mA. The 2732 is placed in the standby mode by applying a TTL high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the out-

puts are in a high impedance state, independent of the OE input.

#### **Output OR-Tieing**

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

**PROGRAMMING** (See Programming Instruction Section for Waveforms.)

Initially, and after each erasure, all bits of the 2732 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2732 is in the programming mode when the  $\overline{\text{OE}}/\text{Vpp}$  input is at 25V. It is required that a  $0.1\mu\text{F}$  capacitor be placed across  $\overline{\text{OE}}/\text{Vpp}$  and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50msec, active low, TTL program pulse is applied to the  $\overline{CE}$  input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55msec. The 2732 must not be programmed with a DC signal applied to the  $\overline{CE}$  input.

Programming of multiple 2732s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{\text{CE}}$  input programs the paralleled 2732s.

#### Program Inhibit

Programming of multiple 2732s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs (including  $\overline{OE}$ ) of the parallel 2732s may be common. A TTL level program pulse applied to a 2732's  $\overline{CE}$  input with  $\overline{OE}/V_{PP}$  at 25V will program that 2732. A high level  $\overline{CE}$  input inhibits the other 2732s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overrightarrow{OE}/VPP$  and  $\overrightarrow{CE}$  at  $V_{IL}$ . Data should be verified  $t_{DV}$  after the falling edge of  $\overrightarrow{CE}$ .