

16 384 - BIT STATIC READ ONLY MEMORY

The SBB2616 is a 16 384 bit MOS N-channel static ROM organised as 2048 eight-bit words. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design considerations.

Features

- 450 ns access time; 2 TTL loads
- Three programmable chip select inputs
- Fully decoded
- All inputs and outputs directly TTL compatible
- Three-state outputs; OR-tied capability
- Single $-5V \pm 10\%$ power supply
- Protected inputs

QUICK REFERENCE DATA

Supply voltage	V_{DD}	nom.	5	V
Supply current	I_{DD}	max.	85	mA
Operating ambient temperature range	T_{amb}		0 to +70	°C

purple binder, tab 5




Fig.1 Block diagram

PACKAGE OUTLINES

SBB2616P: 24-lead DIL; plastic (SOT-101A)

SBB2616D: 24-lead DIL; ceramic (SOT-94)

SBB2616E: 24-lead DIL; metal-ceramic (SOT-86B)






Fig.2 Pinning diagram.

GENERAL DESCRIPTION

The SBB2616 is a mask-programmable ROM and is manufactured to contain customer-defined data. The three chip select inputs are also programmable, and any combination of active HIGH or LOW level or not connected chip select inputs can be defined by the customer. This, combined with the 3-state data outputs, allows the circuits to be 'OR TIED' for direct memory expansion. The circuit requires a single +5 V power supply, and all inputs and outputs are directly TTL compatible.

HANDLING

Inputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices (See 'Handling MOS Devices').



RATINGS ($V_{SS} = 0$ V)

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V_{DD}	max.	7	V
Input voltage	V_I	max.	7	V
Output voltage	V_O	max.	7	V
Total power dissipation per package	P_{tot}	max.	1	W
Operating ambient temperature range	T_{amb}		0 to +70	°C
Storage temperature range	T_{stg}		-65 to +150	°C

D.C. CHARACTERISTICS

 $V_{SS} = 0$ V; $V_{DD} = 4.5$ to 5.5 V; $T_{amb} = 0$ to $+70$ °C; unless otherwise stated.

DEVELOPMENT SAMPLE DATA

parameter	symbol	min.	typ.	max.	conditions
Supply voltage	V_{DD}	4.5	5.0	5.5 V	
Supply current	I_{DD}	—	—	85 mA	chip deselected $V_{DD} = 5.5$ V $V_I = V_{DD}$
Inputs					
Input voltage; HIGH	V_{IH}	2.0	—	V_{DD} V	
Input voltage; LOW	V_{IL}	0	—	0.8 V	
Input load current	I_I	—	—	10 μ A	$V_I = 0$ to 5.5 V $V_{DD} = 5.5$ V
Input capacitance	C_I	—	—	7 pF	$f = 1$ MHz; $T_{amb} = 25$ °C
Outputs					
Output voltage; HIGH	V_{OH}	2.4	—	V_{DD} V	$-I_{OH} = 200$ μ A
Output voltage; LOW	V_{OL}	—	—	0.4 V	$I_{OL} = 3.2$ mA, $V_{DD} = 4.5$ V
Output current in high-impedance state	I_O	—	—	10 μ A	chip deselected $V_O = 0.4$ V to V_{DD}
Output capacitance	C_O	—	—	10 pF	$f = 1$ MHz; $T_{amb} = 25$ °C



A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $V_{DD} = 5\text{ V} \pm 10\%$; $T_{amb} = 0\text{ to }+70\text{ }^{\circ}\text{C}$ unless otherwise specified.

Input transition time = 20 ns

	symbol	min.	typ.	max.	conditions
Timings (note 1; Fig.3)					
Address access time	t_{ACC}	—	—	450 ns	Output load is 2 TTL loads and 100 pF
Chip select delay (note 2)	t_{CO}	—	—	150 ns	
Chip de-select delay (note 3)	t_{DF}	—	—	100 ns	
Previous data valid after address change delay	t_{OH}	20	—	— ns	

Notes

- Timing reference levels: inputs = 1.5 V.
outputs = 0.6 V and 2.2 V.
- This maximum value of t_{CO} applies providing the valid address leads the chip select by $(t_{ACC} - t_{CO})$ ns or more.
- Measured at $V_{OL} = 0.3\text{ V}$ on the LOW to 3-state transition.





Fig.3 Timing diagram



24-LEAD DUAL IN-LINE; PLASTIC (SOT-101A)



Dimensions in mm

- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.
- (1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

SOLDERING
See next page



SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.



24-LEAD DUAL IN-LINE; CERAMIC (SOT-94)



⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

(1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.

1. Leads are given positive misalignment so that they grip after insertion.

2. Leads are Ni-Fe, pure tin plated.

(2) Lead spacing tolerances apply from seating plane to the line indicated.




Mullard

December 1982

7

24-LEAD DUAL IN-LINE; METAL CERAMIC (SOT-86B)



Dimensions in mm (note 1)

Notes

1. Dimensions shown in parentheses are in inches.
2. Lead spacing shall be measured within this zone. Shoulder and lead tip dimensions are to the centre line of leads.
3. Tolerances are non-cumulative.
4. Lead material: ASTM alloy F-15 (KOVAR) or equivalent – tin plated.
5. Body material: ceramic ASTM alloy F-15 or equivalent.
6. Lead number 1 denoted by Signetics symbol, angle cut, or lead tab.
7. Dimension also applies to seating plane.

